

Tutorials (SC/CE/CZ1006)

Tut 6

Important concepts & methodology in this week

- *Major ways of data transfers*
 - *Polling*
 - *Interrupts*
 - *DMA (direct memory access)*
- *Modes & factors affecting DMA efficiency*

1)

$1 / (10 + 90) \mu s = 10,000$ ISRs serviced per second

Each character transfer involved 10 bits on UART (S-7D-P-STP).

$10 \text{ bits} * 10000 = 100 \text{ Kbits per second}$

2)

(a)

Polled every 100ms, each poll takes 10ms $\Rightarrow$ 90ms(idle), 10ms(active).

$\Rightarrow$ Average current = $0.9 * 0.1 \text{mA} + 0.1 * 50 \text{mA} = 5.09 \text{mA}$

(b) Interrupt mechanism. $\Rightarrow$ Interrupted 400 times over 24-hour

$\Rightarrow$ Active time = $400 * 20 \text{ms} = 8000 \text{ms}$

$\Rightarrow$ Average current consumed over 24-hour = $[8 * 50 \text{mA} + ((24 * 60 * 60) - 8) * 0.1 \text{mA}] / [24 * 60 * 60] = 0.1046 \text{mA}$

(c) Polling

i. Average current consumed 5.09mA

ii. Battery life = $2000 \text{mAh} / 5.09 \text{mA} = 393 \text{ hours} = 16.4 \text{ days}$

Interrupt

i. Average current consumed 0.1046 mA

ii. Battery life = $2000 \text{mAh} / 0.1046 \text{mA} = 19120 \text{ hours} = 797 \text{ days} = 2.2 \text{ years}$

3)

- CPU competes with the DMAC (DMA Controller) where **system bus utilization** is concerned. Higher CPU utilization rate (of the system bus) means lesser chance for DMAC to use the same bus, hence DMA data transfer rate will be affected.
- The competition for resources is also affected by **the priority of DMAC** with respect to the CPU. Depending on processor design, priority of CPU with respect to DMAC can be fixed or configurable. The one with higher priority will have higher chance of hitting their maximum possible transfer rate.
- Maximum Data transfer rate **is limited by the slowest device** in the whole data path consisting of the source device, DMAC and destination device. If there is a memory or I/O device that is slow, it'll affect the overall DMA transfer rate.
- • All things equal, the **mode of transfer** used by the DMAC (burst, cycle stealing or transparent) will affect the DMAC transfer rate.

4) (a) burst mode

- Each transfer of the system bus will transfer 3 bytes of video data (RGB) and take **2*5ns**.
- Number of transfers in 1/30 seconds = $1920 \times 1080 = 2,073,600$ transfers.
- Total time taken
- = Bus control request + actual transfer + Bus release
- = $100\text{ns} + 2073600 \times 2 \times 5\text{ns} + 100\text{ns} = 0.0207362 \text{ sec} < 1/30\text{sec}$
- $\Rightarrow$ DMAC is able to transfer each frame of video before the start of the next frame request.

(b) cycle-stealing

- Time taken for one transfer
- = Bus control request + 1 transfer + Bus release + 5*CPU Clock cycles wait
- = $100\text{ns} + 2 \times 5\text{ns} + 100\text{ns} + 5 \times (1/400\text{Mhz}) = 222.5\text{ns}$
- Total time taken for 2073600 transfers = $2073600 \times 222.5\text{ns} = 0.461376 \text{ sec} > 1/30\text{sec}$



